

MENU

SEARCH

INDEX

1/1



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11)Publication number: 07193562

(43)Date of publication of application: 28.07.1995

(51)Int.Cl.

H04L 7/00
H04L 7/027

(21)Application number: 05331164

(71)Applicant:

NEC CORP

(22)Date of filing: 27.12.1993

(72)Inventor:


SHIDA YASUNARI

(54) BIT SYNCHRONOUS CIRCUIT

(57)Abstract:

PURPOSE: To provide a high speed bit synchronous circuit of a burst signal in an optical subscriber transmission system using PDS constitution.

CONSTITUTION: The bit synchronous circuit is provided with a clock multi-phase circuit 130 inputting a reference clock, a clock selection circuit 140 inputting a multi-phase clock 170 and data 110 and an elastic storage 150 inputting data 110, the output of the clock selection circuit 140 and a reference clock 120. The clock selection circuit 140 is provided with DFF141, NOR143, DFF142, AND144 inputting one clock 170 and the output of DFF142 inputting the clock 170, and OR145 inputting the outputs of all AND144.



LEGAL STATUS

Best Available Copy

[Date of request for examination] 16.03.1995
[Date of sending the examiner's decision of rejection]
[Kind of final disposal of application other than the
examiner's decision of rejection or application converted
registration]
[Date of final disposal for application]
[Patent number] 2595887
[Date of registration] 09.01.1997
[Number of appeal against examiner's decision of rejection]
[Date of requesting appeal against examiner's decision of
rejection]
[Date of extinction of right]

Copyright (C); 1998 Japanese Patent Office


MENU

SEARCH


INDEX

Best Available Copy


【図 1】




【図 2】




【図 4】




【図 6】



【図 3】




(a)



(b)

【図 7】



Best Available Copy